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Abstract
We investigate how to leverage the heterogeneous resources of an
Asymmetric Multicore Processor (AMP) in order to deliver high per-
formance in the reduction to condensed forms for the solution of dense
eigenvalue and singular-value problems. The routines that realize this
type of two-sided orthogonal reductions (TSOR) in LAPACK are es-
pecially challenging, since a significant fraction of their floating-point
operations are cast in terms of memory-bound kernels while the re-
maining part corresponds to efficient compute-bound kernels. To deal
with this scenario: 1) we leverage implementations of memory-bound
and compute-bound kernels specifically tuned for AMPs; 2) we se-
lect the algorithmic block size for the TSOR routines via a practical
model; and 3) we adjust the type and number of cores to use at each
step of the reduction. Our experiments validate the model and as-
sess the performance of our asymmetry-aware TSOR routines, using
an ARMv7 big.LITTLE AMP, for three key operations: the reduction
to tridiagonal form for symmetric eigenvalue problems, the reduction
to Hessenberg form for non-symmetric eigenvalue problems, and the
reduction to bidiagonal form for singular-value problems.
Keywords: Dense linear algebra, condensed forms, eigenvalue problems,
singular-value problems, asymmetric multicore processors, heterogeneous com-
puting, multi-threading, workload balancing
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1 Introduction
We target the two-sided orthogonal reduction (TSOR) of a dense matrix
to a condensed form (namely tridiagonal, Hessenberg or bidiagonal) as an
initial step for the solution of dense eigenvalue or singular-value problems [1]
on multi-threaded Asymmetric Multicore Processors (AMPs). Our interest
in these architectures is motivated by the growing role of energy-efficient
multicore systems-on-chip (SoC) on the road to exascale systems, and the
challenge of efficiently exploiting the heterogeneous types of cores in these ar-
chitectures for dense linear algebra operations. An asymmetric big.LITTLE
architecture presents the appealing property of being composed of two dis-
tinct types of cores, optimized for either raw performance or low power con-
sumption. Energy simply reflects the consumption of power across a period
of time. Therefore, a low-power symmetric multicore chip cannot always pro-
vide the most energy-efficient solution. In particular, for some applications,
a power-hungry but faster processor can provide a more energy-efficient so-
lution, while for others, it is more efficient from the point of view of energy
to run the application at a lower pace (i.e., on a low-power processor). A
symmetric multicore chip cannot provide an optimal configuration for both
types of scenarios. Our motivation to target this type of heterogeneous ar-
chitecture is that, in the dense linear algebra domain, the primary objective
is performance, and therefore it becomes crucial to exploit both types of
cores present in the ARM big.LITTLE SoC.
Eigenvalue problems appear, among others, in computational quantum
chemistry, finite element modeling, multivariate statistics, and density func-
tional theory [2]. The computation of the singular values of a matrix is
relevant, for example, in signal processing, big data, genomics, statistics,
natural language text processing, etc. [1, 2].
Efficient and numerically reliable algorithms for the computation of the
eigenvalues/singular values of a dense matrix consist of two stages [1]. The
m×n input matrix A (withm = n for eigenvalue problems) is first reduced to
an m×n condensed matrix C via a sequence of orthogonal transformations
applied from the left and right to A (two-sided transformations). This initial
stage is then followed by the application of a specific solver to accurately
compute the eigenvalues/singular values of C.
In this paper we describe several optimizations to the routines that per-
form the TSOR of the matrix A to condensed form specifically designed for
an ARM big.LITTLE AMP. The reason for addressing the first stage only
is that such transformations cost O(n3) floating-point arithmetic operations
(flops) while, when the eigenvectors/singular vectors are not requested, the
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second stage has a minor contribution to the total cost and performance of
the solver. When (eigen-/singular) vectors are requested, the second stage
is more involved, and a third stage is performed to recover the vectors of
the original matrix from those of the condensed matrix.
LAPACK (Linear Algebra PACKage) [3] provides three main routines
for TSOR to distinct condensed forms:
• sytrd reduces a symmetric matrix to tridiagonal form;
• gehrd reduces a square matrix to Hessenberg form; and
• gebrd transforms a general matrix to bidiagonal form.
The first two routines are each the first stage for computing eigenvalues,
while the last routine is the first stage for computing singular values. In all
three cases, the TSOR preserves the eigenvalues/ singular values. All three
routines cast a significant part of their flops in terms of the Level-2 BLAS
(Basic Linear Algebra Subprograms) [4] for the matrix-vector product, while
the remaining flops are performed within the Level-3 BLAS [5]. Hereafter
we will neglect the low order terms in the flop counts. Furthermore, we
will only consider the routines and operations that are responsible for the
major fraction of the costs. In our case, these correspond to the Level-2 and
Level-3 BLAS.
In a recent work [6], we exposed the poor performance of sytrd on an
ARM big.LITTLE AMP, even if the Level-3 BLAS kernels are optimized
to exploit the asymmetry of the architecture. The reason for this behavior
is that the memory-bound nature of the Level-2 BLAS limits their scala-
bility and the overall efficiency of sytrd. In [7] we reported a remarkable
acceleration for sytrd achieved by using architecture-aware micro-kernels
for the Level-2 BLAS and an asymmetry-aware dynamic schedule of these
kernels. In the present paper, we extend that work making the following
contributions:
• We discuss the generalization of our techniques developed in [7] for
sytrd to the two remaining TSOR routines, demonstrating their ap-
plicability in the reduction to bidiagonal form implemented in LA-
PACK routine gebrd as well as the reduction to Hessenberg form in
LAPACK routine gehrd.
• We propose a performance model that guides the selection of the opti-
mal algorithmic block size and core configuration for the TSOR stage.
• We perform a detailed experimental analysis to illustrate the perfor-
mance benefits of our architecture- and asymmetry-aware variants of
sytrd, gebrd and gehrd on an ARMv7 big.LITTLE SoC.
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Overall, we believe that the approach applied to optimize the routines for the
TSOR to condensed forms on the target ARMv7 SoC presented in this work
carries over to other asymmetric and heterogeneous architectures, including
hybrid CPU-GPU systems, as well as multisocket/multicore servers where
distinct CPUs/cores operate at different frequencies.
The rest of the paper is organized as follows. In Section 2 we define
the reduction to condensed forms for the solution of dense eigenvalue and
singular-value problems. Section 3 presents the target AMP and the imple-
mentation of Level-2 and Level-3 BLAS on the AMP. Section 4 describes
the keys towards performance optimization of TSOR routines. Section 5
presents a performance model that is leveraged to determine the optimal
algorithmic block size. Finally, we present the experimental results in Sec-
tion 6, and we draw some conclusions in Section 7.
2 Reduction to Condensed Forms
Given a diagonalizable square matrix A, of order n, an eigendecomposition
satisfies
AX = XΛ, (1)
where the n×n diagonal matrix Λ = diag(λ1, λ2, . . . , λn) contains the eigen-
values of A, and the columns of the n × n non-singular matrix X contain
the corresponding eigenvectors [1]. A singular value decomposition (SVD)
of an m× n matrix A is defined as
A = UΣV T , (2)
where Σ = diag(σ1, σ2, . . . , σr) is a square matrix of order r = min(m,n)
that contains the singular values of A in decreasing order of magnitude
(i.e., σi ≥ σi+1); and U, V T , of respective dimensions m× r and r × n, are
orthogonal and their rows comprise the left and right singular vectors of the
matrix.
The routines in LAPACK for the solution of (symmetric and non-symmetric)
eigenproblems as well as the computation of the singular values tackle dense
instances of these problems by first reducing A to a condensed matrix1 C,
of dimension m× n (with m = n for eigenproblems), via a collection of
Householder (orthogonal) reflectors [1]. For performance reasons, at each
1There exists a multi-stage approach that performs the TSOR in two or more steps, by
first reducing A to a band matrix and then successively refining this to the sought-after
condensed form [8]. This alternative approach often requires a higher number of flops but
they can be casted in terms of efficient Level-3 BLAS [9].
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iteration of these TSOR routines, several orthogonal reflectors are aggre-
gated into a single block reflector, which is then applied via calls to efficient
Level-3 BLAS. We next describe this process in some detail.
Let us denote the algorithmic block size as b and, for simplicity, assume
hereafter that m,n are both integer multiples of b. Consider that we have
progressed up to an iteration j ∈ {1, 2, . . . ,min(m,n)/b}, applying the nec-
essary transformations (from the left and right) to the matrix in order to
obtain:
A →
 C00 C01 C02C10 A11 A12
0 A21 A22
 ,
where C00 is (j − 1)b× (j − 1)b; A11 is b× b; and the blocks C00, C10, C01
(and C02, possibly 0), contain the corresponding entries of the sought-after
condensed form C. The following operations are then computed during the
current iteration of the TSOR routines sytrd, gehrd and gebrd:
(a) Panel Factorization (PF): The current column-panel
(
A11
A21
)
and row-panel (A11 | A12) are reduced to those of the target con-
densed form using a sequence of orthogonal transformations. Simulta-
neously, these transformations are aggregated in the form of matrices
V , X, both of dimension (m− jb× b), and U , Y , both of dimension
(n− jb× b), such that the application of these transformations yields C00 C01 C02C10 C11 C12
0 C21 A22 − V Y T −XUT
 ,
implying that, upon completion of this operation, the computation of
the condensed form has progressed by b columns/rows.
(b) Trailing Update (TU): The submatrix A22 is updated as A22 :=
A22 − V Y T −XUT .
(Strictly speaking, this distinction between PF and TU matches LAPACK
sytrd and gebrd, but not gehrd, where the trailing matrix is updated by
V Y T before X and U are implicitly computed and applied.)
This generic TSOR routine implements a blocked algorithm that pro-
cesses the m × n matrix A, from top-left to bottom-right, in blocks of b-
column/row panels starting at columns/rows ˆ = (j − 1)b = 0, b, 2b, . . ..
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The bulk of the computation in PF corresponds to the formation of matrices
X, Y (U , V are obtained as part of the panel factorization). In particular,
for each reduced column/row in the panel, this may require several matrix-
vector multiplications.
This generic TSOR routine requires some specialization depending on
the type of condensed form to be computed:
• For sytrd, m = n, A is symmetric, X = Y , U = V and, in order to
exploit the symmetry, only the lower (or upper) half of A22 is updated
in TU. Taking into account these considerations, the computation
in PF involves several small general matrix-vector products (gemv)
and a large symmetric matrix-vector product (symv). Furthermore,
the update in TU can be performed via a single call to the Level-3
BLAS kernel for the symmetric rank-2k update (syr2k). The overall
cost of routine sytrd is 4n3/3 flops2, with 2n3/3 flops performed via
calls to syr2k, and the rest corresponding to the Level-2 BLAS gemv
and symv.
• The reduction to bidiagonal form via gebrd can be re-organized to
reduce the computational cost in case m  n (or vice-versa), but
the previous routine is the preferred choice if m ≈ n. We will focus
hereafter on the “squarish” case. For gebrd, the effect of the Level-
2 BLAS is more prominent. The total cost of this reduction, 8n3/3
flops, is split into 2n3/3 flops performed in terms of the Level-3 BLAS
for the general matrix-matrix multiplication (gemm) and 2n3 flops as
calls to gemv.
• The reduction to Hessenberg form via gehrd slightly differs from
the generic TSOR routine in the specific blocks that are updated
(and annihilated) at each iteration [10]. The cost of this reduction is
10n3/3 flops, with 20% cast as different types of Level-2 BLAS matrix-
vector products and the remaining 80% as efficient Level-3 BLAS rou-
tines [10].
3 Asymmetry-Aware BLAS for AMPs
In this section, we first describe the target AMP, and then we briefly review
the implementation of the Level-3 and Level-2 BLAS tuned for this type of
architectures [6, 7].
2In general, we neglect the lower order terms in the cost expressions. Furthermore, we
assume real arithmetic.
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Figure 1: Exynos 5422 block diagram.
3.1 Target architecture
All the experimentation was carried out using the heterogeneous multipro-
cessing device ODROID-XU4 furnished with a Samsung Exynos 5422 SoC.
This AMP comprises an ARM Cortex-A15 quad-core processing cluster (big)
plus an ARM Cortex-A7 quad-core processing cluster (LITTLE), both im-
plementing the ARMv7 micro-architecture. Each Cortex core has its own
private 32-Kbyte L1 (data) cache. The four ARM Cortex-A15 cores share
a 2-Mbyte L2 cache, and the four ARM Cortex-A7 cores share a smaller
512-Kbyte L2 cache; see Figure 1. In addition, the two clusters access a
common 2-Gbyte DDR3 RAM. The experiments were performed with the
Cortex-A7 cores operating at 1.4 GHz and the Cortex-A15 at 1.5 GHz, using
real single-precision ieee arithmetic. The following analysis and results can
be easily adapted to other AMPs, datatypes, and precision.
All our experiments employ the sequential Level-1 kernels from BLIS
(version 0.1.8), in combination with the multi-threaded asymmetry-aware
instances of the Level-3 and Level-2 BLAS kernels introduced in [6, 7]. The
tests were quite stable, showing very small differences in time between dif-
ferent runs of the same experiments. We repeated all tests 10 times and
observed differences below 1% in the results.
3.2 Level-3 BLAS for AMPs
All Level-3 BLAS routines implemented in BLIS, including gemm and syr2k,
follow the path pioneered by GotoBLAS to organize the routine as three
nested loops around two packing routines and a macro-kernel; see Loops
1–3 in Figure 2, corresponding to the BLIS implementation of the gemm
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Loop 1 for jc = 0, . . . , n− 1 in steps of nc
Loop 2 for pc = 0, . . . , k − 1 in steps of kc
Bˆ(pc : pc + kc − 1, jc : jc + nc − 1) → Bc // Pack into Bc
Loop 3 for ic = 0, . . . ,m− 1 in steps of mc
Aˆ(ic : ic +mc − 1, pc : pc + kc − 1) → Ac // Pack into Ac
Loop 4 for jr = 0, . . . , nc − 1 in steps of nr // Macro-kernel
Loop 5 for ir = 0, . . . ,mc − 1 in steps of mr
Cc(ir : ir +mr − 1, jr : jr + nr − 1) // Micro-kernel
+= Ac(ir : ir +mr − 1, 0 : kc − 1)
· Bc(0 : kc − 1, jr : jr + nr − 1)
endfor
endfor
endfor
endfor
endfor
Figure 2: High performance implementation of gemm in BLIS. In the code,
Cc = Cˆ(ic : ic +mc − 1, jc : jc + nc − 1) is just notation introduced to ease
the presentation of the algorithm, while Ac, Bc correspond to actual buffers
that are involved in data copies.
mr nr mc kc nc
ARM Cortex-A15 4 4 400 368 4096
ARM Cortex-A7 4 4 88 368 4096
Table 1: Parameters for optimal performance of the Level-3 BLAS kernels in
BLIS on the ARMv7 big.LITTLE embedded in the Exynos 5422 SoC using
real single-precision ieee arithmetic.
Cˆ += Aˆ · Bˆ, with Cˆ, Aˆ and Bˆ of dimensions m × n, m × k and k × n,
respectively. BLIS internally decomposes the macro-kernel into two addi-
tional loops around a micro-kernel that, in turn, is implemented as a loop
around a rank-1 update (Loops 4–5 in Figure 2). The micro-kernel is usu-
ally encoded in assembly, or in C enhanced with vector intrinsics, and is
responsible for the actual computations. The packing routines orchestrate
the data transfers between consecutive levels of the cache memory hierarchy.
In most architectures, mr, nr are in the range 4–16; mc, kc are in the order
of a few hundred; and nc can be up to a few thousand [11, 12]. The param-
eters that optimize performance for the ARM Cortex-A15 and Cortex-A7
are displayed in Table 1. These values were determined experimentally, as
part of a separate study. A couple of observations are worth pointing out.
First, the same value of kc optimizes performance for both types of ARMv7
cores. Second, for this SoC with no L3 cache, close-to-optimal performance
was attained using smaller values for nc (in the range of 1000-2000).
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Loop 1 for ic = 0, . . . ,m− 1 in steps of mc
y(ic : ic + mc − 1) → yc // Pack into yc
Loop 2 for jc = 0, . . . , n− 1 in steps of nc
x(jc : jc + nc − 1) → xc // Pack x into xc
Loop 3 for jr = jc, . . . , jc + nc − 1 in steps of nr // Macro-kernel
yc += M(ic : ic + mc − 1, jr : jr + nr − 1) // Micro-kernel
· xc(jr − jc : jr − jc + nr − 1)
endfor
endfor
yc → y(ic : ic + mc − 1) // Unpack yc
endfor
Figure 3: High performance implementation of the gemv kernel in BLIS.
In the code, xc, yc are buffers involved in data copies in case x, y are stored
with a nonunit stride. Otherwise, they simply refer to the corresponding
entries of the original vectors.
An asymmetry-aware parallelization of the Level-3 BLAS was presented
in [6]. That work leverages dynamic scheduling in order to distribute the
iteration space of Loop 3 between the two types of clusters proportionally
to their performance. Internally, a static schedule is applied to partition the
iteration space of Loop 4 among the homogeneous cores of the same cluster;
see [6] for details.
3.3 Level-2 BLAS for AMPs
The implementation of the Level-2 BLAS kernels in BLIS follows a general
structure that we illustrate in this subsection. For this purpose, we will
leverage the general matrix-vector product gemv y += M · x, with
the matrix M of dimension m × n, and y, x vectors with m, n entries,
respectively. This kernel is implemented in BLIS as two loops (see Loops 1
and 2 in Figure 3) around two packing routines and a macro-kernel. The
gemv macro-kernel contains an additional loop (Loop 3 in Figure 3) around
a micro-kernel that casts each update as a fused vector-vector multiply-
add [11]. The fusion factor is 4 and depends on the width of the SIMD
NEON intrinsics. The packing routines in the gemv kernel copy the contents
of y, x into contiguous buffers yc, xc, and unpack yc into the result vector y
(if these vectors were stored with a nonunit stride). No packing is performed
on M since there is no reuse of M in a general matrix-vector product.
In [7] we developed micro-kernels for the ARM Cortex-A7 and Cortex-
A15 cores that exploit the NEON units in these architectures, employing
software prefetching and SIMD instructions. There, we also proposed a so-
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lution to parallelize both kernels, on the AMP targeted in our work, that
extracts the concurrency from Loop 1 via an OpenMP construct that dy-
namically distributes its iteration space among the threads/cores.
One important theoretical advantage of selecting a dynamic schedule is
that the workload is automatically adjusted to the performance capabilities
of the two different types of cores in the ARM big.LITTLE AMP. Further-
more, by using distinct cache-aware values of mc for the Cortex-A15 and the
Cortex-A7, the kernels can take advantage of the cache memory hierarchy
specific to each type of core; see [7] for details. The parameters that opti-
mize performance for the ARM Cortex-A15 and Cortex-A7 are displayed in
Table 2.
nr mc nc
ARM Cortex-A15 4 832 2560
ARM Cortex-A7 4 144 2560
Table 2: Parameters for optimal performance of the Level-2 BLAS kernels in
BLIS on the ARMv7 big.LITTLE embedded in the Exynos 5422 SoC using
real single-precision ieee arithmetic.
An important issue that explains the poor scalability of the Level-2 BLAS
is the low ratio between the numbers of flops and memory accesses, which
turns this type of operation into memory-bound kernels that, on current ar-
chitectures, proceed at the speed dictated by the bandwidth of the memory
layer where M is stored. As a consequence, the performance that can be
achieved by any Level-2 BLAS greatly depends on the memory bandwidth
of the target platform. An important insight gained from the experimental
evaluation in [7] is that the Level-2 BLAS kernels hardly scale when in-
creasing the number of big cores, but they do scale for the LITTLE cores.
The reason is that a single big core almost saturates the memory band-
width of the Cortex-A15 cluster so that minor performance improvements
can be expected by adding more cores of this type. In contrast, the memory
bandwidth for the LITTLE cluster is enough to feed all four LITTLE cores.
4 General Optimization of the TSOR Routines
There are four optimization keys that have to be addressed to ensure high
performance for the execution of the TSOR routines on the target AMP:
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• Development of tuned micro-kernels for the Level-2 and Level-3 BLAS
and each type of core.
• Asymmetry-aware parallelization of the Level-2 and Level-3 BLAS.
• Selection of the algorithmic block size for the TSOR routine.
• Configuration of the number and type of cores to utilize for each type
of Level-2 and Level-3 BLAS kernel invoked from the TSOR routines.
The first two factors were briefly discussed in Section 3, and in more
detail in the references therein. This section offers a general evaluation of
the impact of the last two on performance.
4.1 The practical role of the algorithmic block size
The algorithmic block size b selected for the TSOR routines has an impor-
tant performance effect that has to be put into perspective. In order to
illustrate this, the next experiment shows the impact of the block size on
the global performance, measured in GFLOPS (billions of flops per second).
For simplicity, we run this experiment using a single Cortex-A15 core. Fig-
ure 4 reports a performance gap between the lowest and highest GFLOPS
rates of about 0.5 GFLOPS for the smallest problem dimension on the three
routines. As the problem dimension is increased, the fluctuation narrows
and, for the largest problem, it is around 0.25 GFLOPS for sytrd and 0.17
GFLOPS for gebrd. However, on gehrd the performance gap increases
with the problem dimension for small block sizes. This is due to the higher
percentage of Level-3 BLAS invoked from this routine which favors the use
of larger block sizes. The main conclusion from this preliminary experiment
is that the block size exerts a relevant and consistent impact on performance
along the problem dimension range.
To better understand the role of the block size b, Figure 5 profiles the in-
fluence of this parameter on the distinct building blocks (i.e., BLAS kernels)
appearing in the TSOR routines, exposing some important details:
• sytrd: The symmetric matrix-vector product (symv, green lines in
the figure) accounts for a major part of the global execution time, with
this fraction of the practical cost growing with the problem dimension.
This implies that an optimization of this particular kernel, via either
an architecture-aware implementation or an asymmetry-aware paral-
lelization, can be expected to yield important gains on the performance
of the reduction routine. In addition, the execution time of symv is
basically independent of the block size. Therefore, the optimization of
11
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Figure 4: Performance of sytrd (top), gebrd (middle) and gehrd (bot-
tom) on a single Cortex-A15 core within the ARM big.LITTLE AMP em-
bedded in the Exynos 5422 SoC using different algorithmic block sizes.
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this parameter for sytrd can be pursued by taking into account only
the other two components of the reduction, namely gemv and syr2k.
The execution time of the general matrix-vector products (carried out
via gemv, dark blue lines) grows with the block size, while that of
the symmetric rank-2k update (syr2k, red lines) has the opposite be-
havior. The reason for these opposite trends lies in that an increase
of the block size shifts part of the computational cost of the reduc-
tion (in the order of n2b flops) from the symmetric rank-2k update to
the general matrix-vector product. This has a minor impact on the
theoretical cost/execution time of the syr2k kernel, as the volume of
computations performed in terms of this type of operations is 2n3/3
flops; indeed, the reduction in the execution time of this component is
basically due to the use of a larger block size, which delivers a higher
GFLOPS rate. However, increasing the amount of flops that are cast
in terms of gemv has a major effect on the practical cost of gemv,
as this is a memory-bound operation that proceeds at a much lower
GFLOPS rate. In other words, although increasing b produces a small
raise in the amount of flops that are cast in terms of gemv (when
compared to the total flops of the reduction routine) the practical cost
(i.e., execution time) becomes much larger due to the low performance
of this kernel.
• gebrd: The execution time is clearly split into two components: the
general matrix-vector products mainly found in PF (gemv, dark blue
lines), and (two) general matrix-matrix multiplications for TU (gemm,
light blue lines). Increasing the block size here shifts part of the flops
from TU to PF, with an effect on performance similar to that already
discussed for sytrd at the end of the previous item.
• gehrd: Again, the execution time is mainly split into two components,
namely that of gemv and that of the Level-3 BLAS issued (gemm
and trmm). The execution time of gemv (dark blue lines) grows
with the block size, while the Level-3 BLAS (light blue lines) has the
opposite behavior. However, since about 80% of the flops are executed
in the Level-3 BLAS calls, for this TSOR routine the execution time
corresponding only to the gemv amounts to about 50% of the total.
This favors the use of larger block sizes as the loss in gemv due to
the adoption of a larger block size (dark blue lines) is outweighted by
the gains obtained in the Level-3 BLAS when using a larger block size
(light blue lines).
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4.2 Selection of the core configuration
A complementary factor that dictates the performance of the TSOR rou-
tines, when executed on an AMP, is the number/type of cores (configuration)
that are employed for the execution of each building block.
The two plots in the top row of Figure 6 report the performance rate
attained by gemv, using matrix operands of two practical shapes encoun-
tered in the TSOR routines. These two graphs reveal that the threshold
dimension from which it is more convenient to use a Cortex-A15 core plus
the full Cortex-A7 cluster depends on the iteration step (m-dimension) and
the algorithmic block size (n-dimension). For small block sizes, large val-
ues in the m-dimension favor the use of the Cortex-A15 core plus the full
Cortex-A7 cluster. In contrast, for large block sizes, small values in the
m-dimension are to be preferred. In addition, the block size dictates the
highest sustainable performance observed for gemv. For small block sizes,
this kernel attains 2.5 GFLOPS due to data re-use in the caches, but this
value decreases to only 2 GFLOPS for large block sizes.
The four plots in the bottom two rows of Figure 6 show the results for
an analogous experiment using the Level-3 BLAS routines and two matrix
shapes that appear during the TSOR routines. The conclusions inferred
from this analysis of the Level-3 BLAS is similar to that presented for gemv.
In summary, the point from which it is more beneficial to use the entire SoC
or the Cortex-A15 cluster only depends on the iteration step and the block
size. However, for the Level-3 BLAS, large block sizes tend to render higher
performance, as they allow to select closer-to-optimal loop strides while
extracting an ampler level of concurrency within the kernels [7].
To complete the analysis of the main building blocks present in the
TSOR routines, Figure 7 shows the performance of the symv routine. In
contrast with the previous kernels, an optimal configuration of this building
block always exploits a Cortex-A15 core plus the full Cortex-A7 cluster; see
also [7].
In summary, the routines for the main building blocks identify indepen-
dent work units (blocks of loop iterations) that will be then scheduled to the
distinct types of cores by the OpenMP runtime using a dynamic scheduling
strategy. At this point we remark that i) a dynamic scheduling scheme in-
troduces higher overhead than a static scheduling since the work units are
generated at runtime and this overhead is more visible for small problem di-
mensions; and ii) dynamic scheduling requires a medium to large number of
work items to deliver a fair workload balance especially when the work items
are of different dimension and the cores present distinct computational per-
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formances. In addition, the algorithmic block size directly affects the shapes
of the matrix operands passed to the BLAS kernels invoked from the TSOR
routines. Furthermore, the experiments in this section illustrate that the
block size changes the threshold from which it is more beneficial to use a
certain configuration for the execution of a certain building block (kernel).
Therefore, the effect of the block size has to be analyzed simultaneously with
the core configuration.
5 Modeling the Performance of the TSOR Rou-
tines
In [7] we selected a (quasi-)optimal block size for sytrd and the core config-
uration for the three building blocks appearing in this reduction (i.e., symv,
gemv and syr2k) by conducting an extense experimental analysis of all
possible combinations during the execution of sytrd. While this is doable,
we next propose a more methodical approach to model performance; see
also [13, 14, 15, 16]. Here we select the block size for the TSOR routines,
based on the experimental performance observed for their building blocks
and the theoretical flop count for each type of building block. In order to
illustrate this, we employ the specific case of the reduction to tridiagonal
form of a symmetric n× n matrix A via routine sytrd. The same method
carries over to the remaining two TSOR routines.
At this point, we remind some of the observations from [7], connecting
them to the experiments in the previous section:
• Consider, for simplicity, that n is an integer multiple of the block size:
n = r · b, for a given integer r. The blocked single-step reduction to
tridiagonal form processes the n×n matrix A, from top-left to bottom-
right, in a set of iterations j ∈ {1, 2, . . . , n/b}, in blocks of b-column
panels starting at rows/columns ˆ = (j − 1)b = 0, b, 2b, . . . , (r − 1)b.
In general n may not be a multiple of the block size. Then, the last
panel receives a special treatment using unblocked code.
• At iteration j, the assembly of V requires b symmetric matrix-vector
multiplications, of decreasing order n − (ˆ + 1), n − (ˆ + 2), n − (ˆ +
3), . . . , n− (ˆ+b). Overall, the reduction performs n−2 calls to symv,
involving matrices of order n − 1, n − 2, . . . , 2. Thus, the block size b
has no effect on the number of flops nor the operands’ shapes in the
sequence of calls to symv. We can conclude, hence, that b should have
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no impact on the performance of sytrd. This observation is confirmed
by the results in the top plot in Figure 5.
• The experimental analysis in [7] revealed that a high-performance con-
figuration for the parallel execution of symv, on the Exynos 522 SoC,
employs a single Cortex-A15 core plus the full quad-core Cortex-A7
cluster. Slightly higher performance can be attained by activating a
second Cortex-A15 core, but this will come at a non-negligible energy
cost, which may be relevant for an energy-efficient architecture. Con-
sequently, we prefer the configuration with a single Cortex-A15 core.
We use hand-coded micro-kernels for both types of core architectures,
and a dynamic distribution of the iteration space of Loop 1 among the
system cores, with cache-aware granularity mc that depends on the
core type (see Figure 3, and Tables 1 and 2).
• The assembly of V at iteration j requires 6 · b general matrix-vector
multiplications of dimensions that depend on the algorithmic block
size. More specifically, the dimensions of gemv vary (linearly in both
dimensions) from n− (ˆ + 1)× 1 to n− (ˆ + b)× b. As a consequence,
the overall number of flops performed by gemv directly depends on
the algorithmic block size of sytrd, and we can conclude that b plays
some role on performance. This is confirmed by the experiment in the
top plot in Figure 5.
• The experimental analysis in [7] hinted at similar conclusions for gemv
to those exposed for symv in the sense that high performance is
obtained by using a single Cortex-A15 core plus the full quad-core
Cortex-A7 cluster. However, for small problem dimensions, it is more
beneficial to use a single Cortex-A15 core.
• At the end of each iteration j, the sytrd routine invokes the syr2k
kernel to update the trailing submatrix in A of order n − (ˆ + b) + 1,
using two panels of dimension n − (ˆ + b) + 1 × b each (A22 := A22 −
UV T − V UT ). Therefore, increasing the block size b accelerates the
decay of the trailing submatrix order as the iteration progresses, but
augments the number of columns in the panels. In conclusion, we can
expect that b has a certain effect on the performance of the sequence of
calls to syr2k, because it affects the operands’ dimensions and shapes.
See again the results in the top plot in Figure 5.
• The algorithmic block size directly affects the matrix shapes involved
in syr2k and changes the threshold value for which it is more beneficial
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to use only the Cortex-A15 cluster or the full SoC. In conclusion, we
should employ either the Cortex-A15 cluster or the full SoC when
the order of A22 is smaller or larger than the threshold for a given
algorithmic block size.
To sum up, at iteration j ∈ {1, 2, . . . , n/b}, routine sytrd invokes the
following Level-2 and Level-3 BLAS routines:
1. b calls to symv, each involving a square matrix of order r − k, with
r = n− (j − 1)b and k = 1, 2, . . . , b− 1.
2. 6b calls to gemv, six involving matrices of dimension (r − k) × k for
each k = 1, 2, . . . , b.
3. A single call to syr2k to perform two updates of the form Cˆ += Aˆ·AˆT ,
on a triangular part of a square matrix Cˆ of order s = n − jb, where
Aˆ has dimensions s× b.
Therefore, the total cost of the routine, 4n3/3 flops, is distributed among
the three building blocks as follows:
1. symv:
∑n/b
j=1
∑b
k=1 2(r − k)2 ≈ 2n3/3 flops.
2. gemv:
∑n/b
j=1
∑b
k=1 12(r − k)k ≈ 3n2b flops.
3. syr2k:
∑n/b
j=1 2s
2b ≈ 2n3/3 flops.
Note that the number of calls to symv and the order of the matrix operand
for this kernel are independent of the algorithmic block size. Therefore, this
type of kernel does not play a role in the optimization of b, and our target
can be simplified to the minimization of the execution time for gemv and
syr2k only. This can be formulated as:
min
b
{Tgemv + Tsyr2k},
where the execution time due to the flops performed via gemv and syr2k
are given by
Tgemv =
∑n/b
j=1
∑b
k=1
12(r−k)k
Ggemv(r−k,k,C) and
Tsyr2k =
∑n/b
j=1
2s2b
Gsyr2k(s,b,C) ,
respectively. In the last expressions, Ggemv(p, q, C) and Gsyr2k(p, q, C) stand
for the FLOPS (flops per second) rates delivered by the corresponding rou-
tines when operating on a problem of dimension (p, q) using a core config-
uration C. At this point, we remind that, for gemv, a high performance
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configuration employs either a single Cortex-A15 core or 1 Cortex-A15 +
4 Cortex-A7 cores. In contrast, for syr2k the optimization routine has to
select between 4 Cortex-A15 cores or the full Exynos 5422 SoC; see Figure 6.
This optimization model guides the search for the algorithmic block
size and core configuration for sytrd using the data for the experimen-
tal GFLOPS rates observed for syr2k and gemv. As we are only interested
in a qualitative comparison of the execution time for different values of b and
core configurations, we do not need to perform an exhaustive evaluation of
the building blocks. Instead, we can select some representative values and
interpolate the FLOPS for the missing performance rates. Moreover, we
note that the building blocks gemm and gemv appear also in the remaining
two TSOR routines, gehrd and gebrd. Therefore, we can reuse most of
the experimental evaluation of the building blocks to tune the block size and
core configuration for all three TSOR routines.
Figure 8 shows the evaluation of the performance determined via the
model in comparison with the practical results obtained from an extense ex-
ecution of sytrd using different algorithmic block sizes. For each problem
dimension, the top plot in that figure reports time increment of the modeled
runtimewith respect to the execution time obtained when using the selected
block size for that problem dimension. Concretely, for the problem of di-
mension n = 1000, the variation of time is normalized with respect to the
execution time using an algorithmic block size b = 32 (which corresponds to
the selected value of b for that problem dimension); for n ranging from 1250
to 2500 the results are normalized with respect to the execution time using
b = 64; and for n > 2500, they are normalized with respect to the execution
time using b = 96. In order to offer quantitative variations of the execution
time, the model should have also taken into account the execution time of
symv. However, as we are only interested in a qualitative detection of the
algorithmic block size, we can simplify the search by neglecting the impact
of symv in the model. Overall, the model estimates that the best block size
is either 64 or 96, with the differences between these two algorithmic block
sizes being below 1%. In addition, the model exposes that the execution
time grows with the algorithmic block size.
The search of the algorithmic block size by using the modeled runtime
is validated with the extense evaluation of the performance of sytrd in
the bottom plot in Figure 8. The practical results confirm that the actual
algorithmic block sizes yielding the highest performance are also 64 and 96,
with the performance declining when the algorithmic block size exceeds the
largest of these values.
The previous experiment shows that the model can be used to perform an
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Problem Optimal (b) Difference Problem Optimal (b) Difference
dimension Model Real (%) dimension Model Real (%)
1000 32 32 – 4750 96 64 1.66
1250 64 64 – 5000 96 64 1.82
1500 64 64 – 5250 96 96 –
1750 64 64 – 5500 96 64 0.36
2000 64 64 – 5750 96 64 1.05
2250 64 64 – 6000 96 64 0.69
2500 64 64 – 6250 96 64 0.17
2750 96 64 1.89 6500 96 96 –
3000 96 64 1.78 6750 96 96 –
3250 96 64 2.19 7000 96 64 0.16
3500 96 64 0.86 7250 96 96 –
3750 96 64 1.85 7500 96 96 –
4000 96 64 1.81 7750 96 64 1.32
4250 96 64 1.59 8000 96 64 0.33
4,500 96 64 1.16 Average 0.71
Table 3: Relative differences of time for sytrd between executions using
the block size determined by the model and the experimental value detected
via extense tests.
optimization of the algorithmic block size without testing the factorization
itself. However, as the model predicts performance differences below 1%
between the two high performance algorithmic block sizes, (though similar
to those observed in practice,) this search methodology may introduce small
deviations in the value selected for b. Table 3 quantifies the impact of a
suboptimal choice of b, comparing the execution time for executions that
employ the algorithmic block size predicted by the model against those with
the best algorithmic block size obtained from the experimentation. The
results in the table reveal that the relative error is consistently below 2%
(except in one case), being smaller than 1% for most problem dimensions.
6 Performance of the Tuned TSOR routines
This section demonstrates the performance benefits of a tuned selection
of the block size and core configuration, (together with the integration of
architecture-aware micro-kernels and asymmetry-aware parallel version of
the building blocks) for the TSOR routines sytrd, gebrd and gehrd.
During the execution of these routines, we dynamically adjust the num-
ber/type of cores independently for the main building blocks in order to
tune the performance depending on the dimensions of the operands that are
involved in each call to a building block. This dynamic optimization was
19
applied to gemv, symv and syr2k for sytrd; gemv and gemm for gebrd;
and gemv, gemm and trmm for gehrd.
Figure 9 illustrates the performance of the three TSOR routines, using
distinct algorithmic block sizes for sytrd (top, b = 64), gebrd (middle,
b = 96) and gehrd (bottom, b = 128). The architecture-aware micro-
kernels for the Level-2 BLAS kernels and the asymmetry-aware paralleliza-
tions of the Level-2/3 BLAS kernels correspond to the implementations pre-
sented in [7] and [6], respectively. The plots include a configuration with
no optimizations applied to the Level-2 BLAS (labeled as “Initial”) as well
as one where all optimizations are present (labeled as “Asymmetry-aware”).
Additionally, for comparison purposes these plots include four additional
reference configurations:
• 4 x A15: execution on the Cortex-A15 cluster only (4 threads).
• 4 x A7: execution on the Cortex-A7 cluster only (4 threads).
• Ideal - 4: theoretical performance obtained by adding the GFLOPS
rates of the isolated Cortex-A15 cluster and the isolated Cortex-A7
cluster.
• Ideal - 1: theoretical performance obtained by adding the GFLOPS
rate of a single Cortex-A15 core multiplied by 4 (number of cores in
the cluster) plus that of a single Cortex-A7 multiplied by 4.
Let us discuss in detail the results for sytrd (top plot in Figure 9). The
use of the Cortex-A15 cluster only shows a performance that is almost flat,
close to 3 GFLOPS. The reason is that the Level-2 BLAS dominates the
execution time of the routine, and adding more than one Cortex-A15 thread
does not contribute any performance benefit. In contrast, the trend observed
for the line that employs the Cortex-A7 cluster only shows a sustained per-
formance rate that is close to that of the Cortex-A15 cluster, as the Level-2
BLAS do scale with the problem dimension for this type of cores. These re-
sults can be related back to the analysis of the building blocks symv, gemv
and syr2k in Section 4.
The asymmetry-aware configuration shows a consistent performance ad-
vantage over its homogeneous (i.e., symmetric or single-cluster) counterparts
as the former takes advantage of the computational power of the Cortex-A15
cores for the execution of the Level-3 BLAS syr2k and the scalability of
Level-2 BLAS symv/gemv on the Cortex-A7 cluster. Concretely, for the
largest problem dimension the speed-up of this approach surpasses 2 with
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respect to the execution using any of the two clusters in isolation. In addi-
tion, the asymmetry-aware configuration benefits from the multi-threaded
Level-2 BLAS and the optimized micro-kernels to deliver a performance rate
that is up to 6× higher than the initial configuration. Focusing on the ideal
(theoretical) configurations, our approach’s performance is close to that of
the Ideal-4 case, showing a fair distribution of the workload between the
two clusters and no significant performance looses. A less pleasant scenario
appears in the comparison against the Ideal-1 case. This is explained by the
actual lack of scalability of the Level-2 BLAS when executed on the Cortex-
A15, in contrast with the unrealistic assumption of perfect scalability for
the Ideal-1 line. In more detail, we note that the line labeled as Ideal-1 cor-
responds to an ideal (and quite unrealistic) performance that results from
aggregating the practical performance of a single Cortex-A15 multiplied by 4
plus the practical performance of a single Cortex-A7 core multiplied by 4.
Therefore, it is as if the 8 cores are operating in isolation, without mem-
ory access conflicts. The main reason that the practical performance of our
parallel implementation of the TSOR routines are far from the Ideal-1 curve
is that the CPU-memory bandwidth rapidly saturates (in particular for the
Cortex-A15 cores) due to the strong memory-bound nature of the level-2
BLAS kernels included in the TSOR routines.
In the case of sytrd, the narrower performance gap between the asym-
metry-ware and Ideal-4 approaches is due to the numerous symmetric matrix-
vector products (symv) which are large and independent of the block size.
Large matrix-vector products readily exploit a parallel configuration. Unfor-
tunately, this is not the case for gebrd. The middle plot in Figure 9 shows
that, for this TSOR routine, the asymmetry-aware configuration steadily
approaches but does not reach the performance of the Ideal-4 approach. Al-
though there are many calls to gemv in gebrd, and the aggregated time
spent on this kernel is considerably large compared with the total execution
time, only a small fraction of the gemv kernels involve a matrix operand
that is large enough to benefit from a parallel configuration. This is also the
case even for large problem dimensions, as the matrix operand passed to the
matrix-vector multiplications decreases in size at each iteration step. Thus,
using Ideal-4 as a theoretical reference function here is, to a certain extent,
unrealistic. The bottom plot in Figure 9 presents the results obtained for
gehrd. Again, the asymmetry-aware configuration approaches but does
not reach the performance of the Ideal-4 curve for similar reasons to those
commented above for gebrd.
To close this section, we point out that employing a parallel configuration
for the execution of small-size matrix-vector products is counterproductive.
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To avoid this negative effect, we designed an adaptive strategy that, accord-
ing to problem dimension and block size, selects the best core configuration
at runtime. This strategy ensures that the performance of the asymmetry-
aware configuration matches that attained with the Cortex-A15 cluster for
small- to medium-size problems (for example, n ≤ 1500 for sytrd). Com-
pared with that, for larger problems, our asymmetry-aware algorithms add
the Cortex-A7 cluster to the computation, improving the GFLOPS rate by
a factor that is close to 30%.
7 Conclusions
We have presented architecture- and asymmetry-aware implementations of
the TSOR routines for the solution of dense eigenvalue problems as well as
singular-value problems for ARM big.LITTLE multicore architectures. Our
experiments with tuned versions of these routines, specifically optimized for
the ARM Cortex-A15 and Cortex-A7 cores present in the ODROID-XU4,
show a significant improvement in execution time compared with LAPACK’s
reference implementations.
Our theoretical and practical analyses reveal the large impact of the
Level-2 BLAS kernels on the performance of the TSOR routines and the
critical roles of the algorithmic block size and the core configuration. Con-
cretely, the block size has to be finely adjusted to distribute the workload
between the Level-2 and Level-3 BLAS kernels, taking into account that the
memory-bound nature of the former often places this type of operations on
the critical path of the algorithm. In addition, an optimal execution also
depends on the number and type of cores employed for each type and dimen-
sion of the building blocks, with these two parameters determining when it
becomes beneficial to add the LITTLE cores to the configuration.
This research opens a number of interesting questions. As part of future
work, we plan to investigate the trade-off between performance and energy
consumption, possibly sacrificing the former in favor of attaining a smaller
energy footprint. We recognize that this may be an appealing goal on an
energy-efficient architecture such as an ARM big.LITTLE. In the future, we
also plan to analyze in more detail the relationship between the algorithm
parameters and the architecture (cache size/levels/organization, memory
bandwidth, etc.) as well as explore the potential extension of this work
to clusters (distributed-memory architectures) consisting of heterogeneous
nodes.
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Figure 5: Profile of execution time spent by sytrd (top), gebrd (mid-
dle) and gehrd (bottom) on a single ARM Cortex-A15 core embedded in
the Exynos 5422 SoC. This experiment sets the block size to 64 and 352,
respectively, for comparison.
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Figure 6: Performance of Level-2 and Level-3 BLAS on the ARMv7
big.LITTLE embedded in the Exynos 5422 SoC.
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Figure 7: Performance of symv on the ARMv7 big.LITTLE embedded in
the Exynos 5422 SoC.
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Figure 8: Modeled runtime of the relative execution time (top) and actual
performance (bottom).
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Figure 9: Performance of sytrd, gebrd and gehrd on the ARMv7
big.LITTLE embedded in the Exynos 5422 SoC. This experiment sets the
block size to b = 64 for sytrd, b = 96 for gebrd and b = 128 for gehrd.
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